This paper investigates a design and performance of 4-parallel MB-OFDM UWB receiver. The performance of the proposed MB-OFDM UWB receiver using a 4-parallel synchronization structure is degraded by 0.25 dB compared with that of a receiver using a 1-parallel synchronization structure in the maximum frequency/sampling clock offset tolerance in an AWGN channel. Considering other impairments, including imperfect synchronization algorithms, the effect of quantization error by the 4-parallel synchronization structure is negligible in a multi-path channel environment as well as in an AWGN channel, as identified in simulation results.
Introduction
An UWB (Ultra Wideband) communication system is highly suitable for short range wireless communications because it can share a frequency band with existing narrowband systems and offers a very high data rate compared to IEEE 802.11 or Bluetooth [1] , [2] . However, it has limitations related to the operation frequency and transmitting power due to interference problems with existing narrowband systems. To address this, a MB-OFDM UWB system is proposed, which transmits OFDM symbols using different carrier frequencies from symbol to symbol according to Time Frequency (TF) codes [3] . The MB-OFDM UWB system is very similar to an IEEE 802.11a WLAN system, except that the MB-OFDM UWB system uses a combination of TF interleaving and OFDM. Due to this, the MB-OFDM UWB system is robust to a multi-path environment due to the small time interval between symbols known as the guard interval. However, it is sensitive to the presence of a carrier frequency offset and sampling clock offset between the transmitter and the receiver, which causes Inter-Carrier Interference (ICI) and phase rotation. Given that ICI and phase rotation degrade the performance of an OFDM system, the carrier frequency offset and sampling clock offset should be estimated and corrected [4] - [7] . This paper proposes the architecture design of a MB-OFDM UWB receiver, a standardization of a UWB system considered as IEEE802.15.3a Alt-PHY. In particular, the receiver architecture using a 4-parallel synchronization structure is analyzed to compensate for the effects of the carrier frequency offset and sampling clock offset. Simulation results show that the proposed 4-parallel receiver architecture exhibits robust performance in a multi-path channel environment as well as for an AWGN channel.
4-Parallel MB-OFDM UWB System
In this section, the proposed 4-parallel MB-OFDM UWB receiver architecture is introduced in necessary detail.
Synchronization Unit
The receiver architecture of the MB-OFDM UWB system is shown in Fig. 1 . It was designed to estimate and correct the carrier frequency offset and sampling clock offset using a NCO (Numerical Control Oscillator) and a frequency domain equalizer. A synchronization unit was adopted to provide fast coarse acquisition as well as fine tracking. The format for the PLCP Protocol Data Unit (PPDU) of the MB-OFDM UWB system is composed of three major components [3] , [4] : the Physical Layer Convergence Protocol (PLCP) preamble, the PLCP header, and the PLCP Service Data Unit (PSDU). The synchronization algorithms, including symbol timing estimation, carrier frequency offset re- covery and channel estimation, are designed using the PLCP preamble, and a tracking algorithm to correct the residual carrier frequency offset and sampling clock offset was designed to be performed through the PLCP header and the PSDU.
Channel Models
The IEEE UWB channel model is a block-fading channel in which each of the gains is constant during the entire packet [3] , [4] . Moreover, a channel realization is independent between packets. Based on the clustering phenomenon observed in several channel measurements, IEEE has selected an UWB channel model derived from the Saleh-Valenzuela model with several slight modifications.
The UWB channel model is classified into the four modes shown in Table 1 [8] . In this paper, CM1-CM3 are used for the performance evaluation. One hundred (100) profiles for a channel model are derived from each channel mode.
4-Parallel Structure
In a MB-OFDM UWB system, the sampling clock at the AD converter (ADC) is 528 MHz, which is too high to design the receiver using current CMOS process technologies. In this case, a 4-parallel structure of synchronization unit including a FFT block is proposed to limit the system clock of the modem core to a maximum of 132 MHz for VLSI implementation, as shown in Fig. 2 . In the receiver, a deserializer was designed to transform data at 528 MHz into 4-parallel data at 132 MHz as shown in Fig. 2(a) . In Fig. 1 , the modules affected by the 4-parallel structure of the synchronization unit are a NCO to correct the carrier frequency offset and a frequency domain equalizer to correct the subcarrier offsets derived from the FFT window shift by the sampling clock offset.
In the 4-parallel structure shown in Fig. 2(b) , to correct the frequency offset using a NCO, four data samples for one system clock should be corrected simultaneously after the timing synchronization and the estimation of frequency offset. For implementation flexibility, a compensation method using a NCO is proposed in order to set an identical value to 4-parallel lines to correct the carrier frequency offset, which causes a quantization error that is the most serious issue related to the maximum frequency/sampling clock offset tolerance defined in the MB-OFDM proposal. The 4-parallel FFT was reconstructed from a 1-parallel FFT with Eq. (1), which is a radix 4-FFT structure with inputs of four 32-point FFTs with the exception of the phase rotation terms. Figure 2(c) shows the 4-parallel 128 point FFT structure including the input samples at the time domain and the output samples at the frequency domain. Figure 3 shows the quantization error of a sine graph composed of a NCO by the 4-parallel compensation structure of the frequency offset proposed in this paper. The compensation method of a frequency domain equalizer to correct the sampling clock offset was also designed with the same structure as the compensation method using a NCO. 
Performance Analysis
The performance of the complete 4-parallel MB-OFDM UWB receiver was evaluated in both AWGN and multi-path channel environments specified by the 802.15.3a channel modeling sub-committee report [8] . There are various impairments that degrade the performance of the MB-OFDM UWB system. The effects of synchronization algorithms and a quantization error by the 4-parallel structure are evaluated by means of a simulation of the MB-OFDM UWB system. A timing synchronization is performed to detect the peak point of cross-correlation between the received preamble signal and the known packet synchronization sequence. Figure 4 shows the result of the timing synchronization used in the simulation in multi-path channel environments.
All simulation results were averaged over at least 2000 packets, each with a payload of 1024 bytes for a PER of 8%. The simulation parameters shown in Table 2 were applied to test the robustness of the receiver.
In a data rate of 200 Mbps, a time-domain spreading operation is performed with a time spreading factor of 2. The time-domain spreading operation consists of transmitting the same information over two OFDM symbols to obtain frequency diversity. In addition, the maximum carrier frequency offset of 40 ppm defined in MB-OFDM proposal is applied to verify the synchronization algorithms and the effect of the quantization error by the 4-parallel compensation structure of a NCO and a frequency domain equalizer.
The performance of the proposed 4-parallel receiver architecture was degraded by 0.25 dB compared to that of a 1-parallel receiver architecture in an AWGN channel, as shown in Fig. 5(a) . The PER performance in multi-path channel environments (CM1-CM3) was also simulated and the simulation results for this are illustrated in Figs. 5(b) , (c). These simulation results correspond to the performance of 90% of the best channel realizations, i.e., the worst 10% of the channels were discarded [4] .
The performance results are summarized in Table 3 for a packet error rate (PER) of 8% in various channel modes. The performance degradation by the quantization error of the 4-parallel structure is no more than 0.25 dB in AWGN and CM3. In contrast, the performance of the 4-parallel structure was found to be superior to that of the 1-parallel structure in CM1 and CM2. Considering other impairments, including imperfect synchronization algorithms, the effect of the quantization error by the 4-parallel synchronization structure is negligible in a multi-path channel environment as well as in an AWGN channel, as shown by the simulation results.
Conclusion
In this paper, 4-parallel MB-OFDM UWB receiver architecture for VLSI implementation was proposed. The 4-parallel structure of a synchronization unit suitable for a MB-OFDM UWB system is presented, and a compensation method using a NCO was also analyzed for the 4-parallel synchronization structure. The proposed 4-parallel receiver architecture exhibits robust performance in the maximum frequency/sampling clock offset tolerance in an AWGN channel as well as in a multi-path channel environment. Such a receiver was incorporated in a test-bed and ASIC, and verified in a field trial in order to demonstrate the feasibility of high-speed data access for a MB-OFDM UWB system.
